




V1 V2 V3




V1














V2




V3




A  V1V2V3 1x	B V1V2V3  1x	C V1V2V3  1x
D V1V2  2x	E V3  2x	
F V1V2  6x	G V3  8x	
H V1V2  6x	I V3  8x	J V1V2V3  2x
K V1V2V3  1x	L V1V2V3  1x	M V1V3  2x
80621 2/9		


N



O




P



TEFLON


Q



R




S




IMBUS 2.5

T




U




SILIKON

V1



1

V2




2

80621


4 / 9

V2



3

V3




4

80621

5/9


V1 V2 V3



5


V1 V2 V3

detail B




6

V1 V2 V3



7

V1 V2 V3




8


80621

6/9


V1 V2 V3




V1




V2



V3




V1




13

V2



14

V3




15

V1

detail C


V3

detail F



16


V2



17

V2

detail G
detail H



18